

Fig. 1







Fig. 2

Patent Application No. 2004/0100000








Fig. 4

[illegible]






Fig. 6

**Fig. 7**

**Fig. 8**




Fig. 9B

40034594 . 0040444




Fig. 9C




Fig. 10




Fig. 11




Fig. 12





Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18






Fig. 19A







Fig. 19C



8b code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig. 20





Fig. 21B



Fig. 21C

3410






Fig. 23



Fig. 24






Fig. 26




Fig. 27





Fig. 28



4-







Fig. 31

Input Queue 3201				Output Queue 3202			
Port	R/W	Address	Data	Valid	Port	Data	
3	R	1000		1	3	11...0	
4	W	4000	10....1	0			
3	W	1000	111...0	0			
3	R	2000		1	3	101...1	
	⋮				⋮		

Fig. 32





Fig. 33

**Fig. 34**




Fig. 36






Fig. 37B




Fig. 38A






Fig. 38B







Fig. 40



Fig. 41





Fig. 42B



4




Fig. 43






Fig. 45

Fig. 46






Fig. 48A




Fig. 48B

